PIC16LC711-04/SS【PDF 45/177 页】IC MCU OTP 1KX14 A/D 20SSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3855

41页 42页 43页 44页 [45页]46页 47页 48页 49页

139

7593L–AVR–09/12

AT90USB64/128

Note:

1. The CTCn and PWMn1:0 bit definition names are obsolete. Use the WGMn2:0 definitions. However, the functionality and

location of these bits are compatible with previous versions of the timer.

15.10.3

TCCR1B – Timer/Counter1 Control Register B

15.10.4

TCCR3B – Timer/Counter3 Control Register B

Bit 7 – ICNCn: Input Capture Noise Canceler

Setting this bit (to one) activates the Input Capture Noise Canceler. When the Noise Canceler is

activated, the input from the Input Capture Pin (ICPn) is filtered. The filter function requires four

successive equal valued samples of the ICPn pin for changing its output. The input capture is

therefore delayed by four Oscillator cycles when the noise canceler is enabled.

Bit 6 – ICESn: Input Capture Edge Select

This bit selects which edge on the Input Capture Pin (ICPn) that is used to trigger a capture

event. When the ICESn bit is written to zero, a falling (negative) edge is used as trigger, and

when the ICESn bit is written to one, a rising (positive) edge will trigger the capture.

When a capture is triggered according to the ICESn setting, the counter value is copied into the

Input Capture Register (ICRn). The event will also set the Input Capture Flag (ICFn), and this

can be used to cause an Input Capture Interrupt, if this interrupt is enabled.

When the ICRn is used as TOP value (see description of the WGMn3:0 bits located in the

TCCRnA and the TCCRnB Register), the ICPn is disconnected and consequently the input cap-

ture function is disabled.

Bit 5 – Reserved bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be

written to zero when TCCRnB is written.

Bit 4:3 – WGMn3:2: Waveform Generation mode

See TCCRnA Register description.

PWM, phase correct

OCRnA

TOP

BOTTOM

CTC

ICRn

Immediate

MAX

110

(Reserved)

–

Fast PWM

ICRn

TOP

Fast PWM

OCRnA

TOP

Table 15-4.

Waveform Generation mode bit description

(1). (Continued)

Mode

WGMn3

WGMn2

(CTCn)

WGMn1

(PWMn1)

WGMn0

(PWMn0)

Timer/Counter mode of

operation

TOP

Update of

OCRn

x at

TOVn flag

set on

Bit

ICNC1

ICES1

–

WGM13

WGM12

CS12

CS11

CS10

TCCR1B

Read/write

R/W

Initial value

Bit

7654

ICNC3

ICES3

–

WGM33

WGM32

CS32

CS31

CS30

TCCR3B

Read/write

R/W

Initial value

0000

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式